This Blog is started to spread knowledge to people about disruptive technology. We all have to keep in mind technology is only a part of life and it is not everything.
I will share latest tech in semiconductor Industry and interview questions
Techie Foulders
Get link
Facebook
X
Pinterest
Email
Other Apps
-
Hi guys, this is Vishnu from Techie Foulders. Our initiative is to make you my friends get latest updates of technology
There were in total 5 rounds (4 technical rounds + 1 HR round) First round: 1. What do I understand by DFT and the need for DFT? 2. What are scan flip flops? 3. What are the different simulation techniques for testing? What do you infer from transient delay simulation? 4. A circuit with several and-or gates was given, need to identify the input test vector for detecting a slow-to-rise fault at a particular net. 5. What is BIST? 5b. What are the different techniques used for compaction? 6. What is boundary-scan standard? (JTAG) 7. How do you rank various sorting algorithms? (insertion, bubble, etc) 8. What do you understand from hazards in a processor design? How did you overcome control hazards? 9. What happens in a deep pipelined system? (Performance related, flushing all stages of the pipeline when branch prediction fails. Increased latency). 10. Write a Verilog code for a RAM, let the address space be a parameter. 11. Are you familiar with writing scripts in- bash, PERL, ...
(1st round -- 45 minutes)** 1) Introduce myself. 2) Operation of MOSFET. 3)Types of MOSFET. 4) What is the difference between BJT, MOSFET and CMOS. 5) Why CMOS. 6) Why cmos for low power applications. 7) Basics questions on current equation of MOSFET. 8) basic questions on layers of MOSFET. 9) What is threshold voltage. 10) some questions on equation of threshold voltage. 11) PVT parameters. 12) what is the secondary effects. 13) Voltage divider rule. 14) series circuit operation. 15) parallel circuit operation. 16) oscillator operation. 17) universal gates. 18) Realization of XOR and XNOR using NAND and NOR gates. 19) Which has highest area NAND or NOR and Why. \20) ASIC vs SOC. (2nd round --- 45 minutes )* 1) Introduce myself. 2) Complete PD flow. 3) inputs to the PD tool. 4) Some commands on Innovus tool. 5) what are the end cap cells w...
UVM Questions What are some of the benefits of UVM methodology? What are some of the drawbacks of UVM methodology? Explain the concept of Transaction Level Modelling? What is the difference between an uvm_object and uvm_component class? What are TLM ports and TLM Fifos? What is an analysis port and analysis fifo and where are they used? Explain the protocol handshake between a sequencer and driver ? What is the difference between a sequence and sequence item? Is it possible to collect responses from DUT back to a sequence and if so how? What is the difference between SEQ_ARB_RANDOM and SEQ_ARB_STRICT_RANDOM arbitration mechanism on sequencer? What is the difference between grab() and lock() on sequencer? What is the difference between a pipelined and non-pipelined driver? What is the difference between early randomization and late randomization of sequences? Write a sample sequence code that generates a stream...
Comments
Post a Comment