General DV interview Questions

-

 UVM Questions

  1. What are some of the benefits of UVM methodology?
  2. What are some of the drawbacks of UVM methodology?
  3. Explain the concept of Transaction Level Modelling?
  4. What is the difference between an  uvm_object and  uvm_component  class?
  5. What are TLM ports and TLM Fifos?
  6. What is an analysis port and analysis fifo and  where are they used?
  7. Explain the  protocol handshake between  a sequencer and driver ?
  8. What is the difference  between a  sequence and sequence item?
  9. Is it possible to collect responses from DUT back to a sequence and if so how?
  10. What is the difference between SEQ_ARB_RANDOM and SEQ_ARB_STRICT_RANDOM arbitration mechanism on sequencer?
  11. What is the difference between grab() and lock() on sequencer?
  12. What is the difference between a pipelined  and non-pipelined driver?
  13. What is the difference between early randomization and late randomization of sequences?
  14. Write a  sample  sequence code that  generates a stream of ethernet packets?
  15. How can you specify weightage for a sequence when started on a sequencer?
  16. What is  the difference between a monitor and a scoreboard in UVM methodology?
  17. What is meant by  factory and what is its importance?
  18. What is the difference between creating an object using  new()  and create()?
  19. What are the difference  phases in UVM  and what is the order of their execution?
  20. What are objections and how are they useful?
  21. How can you implement a simulation timeout  mechanism using UVM methodology?
  22. What is meant by factory override  and what are different types of overriding possible with UVM factory?
  23. What is a virtual sequence and  where do we use a virtual sequence?  What are its benefits?
  24. What is  uvm_config_db  and what is it used for?
  25. Why should any  uvm component be registered with factory?
Digital Logic 

  1. What is the difference between Combinational and Sequential circuits?
  2. Simplify the following logic function f(ABC) using K-maps     f(A,B,C) =  ( A + B + C’) . (A + B’+ C’)
  3. What is the difference between “Ripple Carry Adder” and “Carry Look-ahead Generator”?
  4. What is  the concept of “Setup” and “Hold” time?
  5. How can you implement and/or/not gate using NAND/NOR?
  6. What is the difference between flip flop and latches?
  7. What is the difference between synchronous reset and asynchronous reset?
  8. What is meant by clock domain crossing?
  9. Design a state machine to detect a   stream of  “1011”  in a  serial input stream?
  10. How many flip flops are needed to implement a 32 bit register ?
  11. Explain the difference  between binary and gray encoding and the benefits of each?
  12. What is one hot encoding ?
  13. What is meant by race condition ?
  14. Design a circuit to  divide a clock  by  2 ? and  by 3 ?
  15. What is 1’s complement and 2’s complement?
  16. Which gates are called universal gates and why?
SV

  1. What is the difference between  bit and logic  data types?
  2. What is the difference between  logic[7:0] and byte  data type?
  3. What is the difference between  queues, dynamic arrays and associative arrays?
  4. What is the difference between a class and object?
  5. What is  inheritance  and multiple inheritance? Does SystemVerilog support multiple inheritance?
  6. What is a virtual function?
  7. What is the difference  between  a static  member of a class and non-static member of class?
  8. What is the difference between  overriding a method   vs   overloading a method?  Does SystemVerilog support both?
  9. What is meant by forward declaration of a class and when is it used?
  10. What is a “ref” and  “const  ref” argument  in SystemVerilog functions?
  11. Can  a static function  have an argument with “ref” keyword?
  12. What is the difference between pass by reference and pass by value ?
  13. What is the difference between  “==”  and  “===”  logical equality operators?
  14. Which of the logical equality operator  “==”  or “===” i s used by   case statements to detect condition match?
  15. What is the difference between   fork..join_none and  fork..join_any ?
  16. What is the  use of modports inside  clocking blocks?
  17. What is the difference between  pre and post increment operators –   ++a   vs  a++ ?
  18. What is a  bind  construct used for in SystemVerilog?
  19. What is the difference between  immediate and concurrent assertions?
  20. What is the difference  between overlapping and non-overlapping implication operators?
Coding

  1. What is the difference between a static variable, local variable and a global variable in any programming language?
  2. What do you mean by inline function?
  3. What is the difference between  heap and stack ?
  4. What is the difference between ++a  and  a++  in any programming language?
  5. What is meant by memory leak?
  6. What is the difference between struct and class ?
  7. What is the difference between class an object?
  8. What is polymorphism ?
  9. What is  inheritance and multi inheritance?
  10. What are public, private and protected data members?
  11. What is  function overriding  vs function overloading?
  12. What are static methods and where do we use it?
  13. What is an abstract class?
  14. What is a virtual function?
  15. Write a  C program to compute number of  ones in a bit vector?
  16. Write a C/SystemVerilog program to generate Fibonacci series?

Comments

Post a Comment

Popular posts from this blog

Qualcomm Interview (DFT Role)- Fresher

-
There were in total 5 rounds (4 technical rounds + 1 HR round) First round: 1. What do I understand by DFT and the need for DFT? 2. What are scan flip flops? 3. What are the different simulation techniques for testing? What do you infer from transient delay simulation? 4. A circuit with several and-or gates was given, need to identify the input test vector for detecting a slow-to-rise fault at a particular net. 5. What is BIST?  5b. What are the different techniques used for compaction?  6. What is boundary-scan standard? (JTAG) 7. How do you rank various sorting algorithms? (insertion, bubble, etc) 8. What do you understand from hazards in a processor design? How did you overcome control hazards? 9. What happens in a deep pipelined system? (Performance related, flushing all stages of the pipeline when branch prediction fails. Increased latency). 10. Write a Verilog code for a RAM, let the address space be a parameter. 11. Are you familiar with writing scripts in- bash, PERL, ...
Read more

AMD Interview questions - Physical Design

-
(1st round -- 45 minutes)**  1) Introduce myself.  2) Operation of MOSFET.  3)Types of MOSFET.  4) What is the difference between BJT, MOSFET and CMOS.  5) Why CMOS. 6) Why cmos for low power applications.  7) Basics questions on current equation of MOSFET.  8) basic questions on layers of MOSFET.  9) What is threshold voltage.  10) some questions on equation of threshold voltage.  11) PVT parameters.  12) what is the secondary effects.  13) Voltage divider rule.  14) series circuit operation.  15) parallel circuit operation.  16) oscillator operation.  17) universal gates.  18) Realization of XOR and XNOR using NAND and NOR gates.  19) Which has highest area NAND or NOR and Why.  \20) ASIC vs SOC. (2nd round --- 45 minutes )*   1) Introduce myself.  2) Complete PD flow.  3) inputs to the PD tool.  4) Some commands on Innovus tool.  5) what are the end cap cells w...
Read more

Cerium systems fresher recruitment Interview Questions [1hr]

-
1) What is FPGA ? 2) What is difference between ASIC and FPGA ? 3) Can we replace FPGA with ASIC ? 4) What FPGA consists of actually ? 5) Tell the flow of FPGA like how we will implement a code on FPGA ? 6) What are Universal gates?  Implemented NOR gate using Nand gate? Is Mux Universal gate ? If yes implement And & Or gates using 2:1 mux ? 7) Basic diff between Latch & FF ? 8) Make a D latch using 2:1 Mux ? 9) Implement the ckt for 101 pattern detecting don't use the FSM but implement in sequential ? 10) Draw the CMOS gate for 2-input Nand & 2-input Nor gates ? 11) What are synthesizable and unsynthesizable constructs in Verilog? which one will be used when ? 12) Write verilog code for up-down counter? 14) Why Nand gate is preferable over Nor gate ? 15) Draw 3-bit Ring and Johnson Counter along with their States ?
Read more