Synopsys Campus Interview Question 2021

-

Synopsys Campus Interview 2021 Questions

Tell me about u r self.

Round 1:

1)Difference between latch and ff.

2) write a Verilog code for the right shift and left shift depends on sel input.

3)D latch Verilog code.

4) normal dff  verilogcode

5)DFF working 

6) difference between ASIC and FPGA

7) using dff(if en is there (dout =din) or if en is no there  it holds the previous value)

8) In DFF use only if the latch is infer r not


 Round 2: ( 30 minutes )

1. What is verification and why do we use UVM.

2. Explain the first concept that I understood in UVM.

3. What is FSM

4. Design an FSM for traffic light controllers.

5. Design an FSM for sequence 1011.

6. Difference between Mealy and Moore in terms of the structure of sequence 1011.

7. What are user-defined data types in C.

8. Tell the output of the code snippet.

int arr[ ] = {1,11,21,31,51 };
int *p = &arr;
Print("%d", *p++);
Print("%d", *p);
Print("%d", *++p);
Print("%d", *p);
Print("%d", *(p++));

9. How much memory is storing the data types

struct struct_name{
int p;
*struct struct_name }

10. What is the keyword static, const.

11. What is call by value and call by reference.

12. What happens under an interrupt in the processor.


Round 3: ( 45 minutes )

1. Design an up counter in a synchronous way.

2. Now design an up counter without using any combinational component.

3. Using the same techniques design the Dow counter ( checking the logic of how you design ).

4. Design the counter with sequence 0-1-2-3-3-2-1-0.

5. What is the Ring counter, design it.

5. What is the circuitry for 1st order LPF.

6. Why does a transmission line imitate the first order LPF.

7. In C, how will you perform power operation without using pow(x,y), how will you implement it on processor what components are used in the design.

8. Explain the process of stacking in memory.

9. What is cache memory, and its mapping techniques.

10. What is firmware.

Comments

Post a Comment

Popular posts from this blog

Qualcomm Interview (DFT Role)- Fresher

-
There were in total 5 rounds (4 technical rounds + 1 HR round) First round: 1. What do I understand by DFT and the need for DFT? 2. What are scan flip flops? 3. What are the different simulation techniques for testing? What do you infer from transient delay simulation? 4. A circuit with several and-or gates was given, need to identify the input test vector for detecting a slow-to-rise fault at a particular net. 5. What is BIST?  5b. What are the different techniques used for compaction?  6. What is boundary-scan standard? (JTAG) 7. How do you rank various sorting algorithms? (insertion, bubble, etc) 8. What do you understand from hazards in a processor design? How did you overcome control hazards? 9. What happens in a deep pipelined system? (Performance related, flushing all stages of the pipeline when branch prediction fails. Increased latency). 10. Write a Verilog code for a RAM, let the address space be a parameter. 11. Are you familiar with writing scripts in- bash, PERL, ...
Read more

AMD Interview questions - Physical Design

-
(1st round -- 45 minutes)**  1) Introduce myself.  2) Operation of MOSFET.  3)Types of MOSFET.  4) What is the difference between BJT, MOSFET and CMOS.  5) Why CMOS. 6) Why cmos for low power applications.  7) Basics questions on current equation of MOSFET.  8) basic questions on layers of MOSFET.  9) What is threshold voltage.  10) some questions on equation of threshold voltage.  11) PVT parameters.  12) what is the secondary effects.  13) Voltage divider rule.  14) series circuit operation.  15) parallel circuit operation.  16) oscillator operation.  17) universal gates.  18) Realization of XOR and XNOR using NAND and NOR gates.  19) Which has highest area NAND or NOR and Why.  \20) ASIC vs SOC. (2nd round --- 45 minutes )*   1) Introduce myself.  2) Complete PD flow.  3) inputs to the PD tool.  4) Some commands on Innovus tool.  5) what are the end cap cells w...
Read more

Cerium systems fresher recruitment Interview Questions [1hr]

-
1) What is FPGA ? 2) What is difference between ASIC and FPGA ? 3) Can we replace FPGA with ASIC ? 4) What FPGA consists of actually ? 5) Tell the flow of FPGA like how we will implement a code on FPGA ? 6) What are Universal gates?  Implemented NOR gate using Nand gate? Is Mux Universal gate ? If yes implement And & Or gates using 2:1 mux ? 7) Basic diff between Latch & FF ? 8) Make a D latch using 2:1 Mux ? 9) Implement the ckt for 101 pattern detecting don't use the FSM but implement in sequential ? 10) Draw the CMOS gate for 2-input Nand & 2-input Nor gates ? 11) What are synthesizable and unsynthesizable constructs in Verilog? which one will be used when ? 12) Write verilog code for up-down counter? 14) Why Nand gate is preferable over Nor gate ? 15) Draw 3-bit Ring and Johnson Counter along with their States ?
Read more