Analog Layout role- Experienced General Questions

-

 1. Explain matching techniques. (we need to take example)

2. why matching is done?

2. How to Place dummies?

3. Why dummies are not placed at the top and bottom sides?

4. explain sheilding.

5. what preventions you take for latch-up?

6. Explain antenna effect. How to overcome it? How reverse bias diode will discharge?

What is the source for accumulated charges?

7. which type of sheilding you have done?

8. VCO considerations.

9. half cell technique.

10. why higher metal is preferred for VCO routing.

11. Explain PLL. What type of input is given for PLL.

12. explain LDO

13. antenna ratio calculations

14. electromigration

15. how placing jumper can prevent antenna effect?

16. What will you do when you are getting em after completion of layout. If you don’t have area to increase the metal width.

17. How delay stages are placed in VCO?

18. metal fabrication related questions while explaining antenna effect.

19. process variation in the wafer

20. poly spacing effect.

21. Have you worked on finfet?

22. BJT ratio in BJT.

23. What is Ctat and Ptat

24. What are all the considerations for BGR layout

24. Explain floorplanning.

25. Explain IR drop.

x

Comments

Post a Comment

Popular posts from this blog

VLSI Materials (links, books, docs, interview materials)

-
DIGITAL DESIGN  https://www.youtube.com/watch?v=M0mx8S05v60&list=PLBlnK6fEyqRjMH3mWf6kwqiTbT798eAOm – Digital Electonics by Neso Academy.  http://www.fullchipdesign.com/ https://www.youtube.com/watch?v=Y8FvvzcocT4&list=PL1221EE053D86FDA1 – Digital Design by NPTEL.  https://www.youtube.com/watch?v=nzxT84jTbGk&list=PLPIqCiMhcdO7bBmieyG5u41x2Ogcn67Bs – Digital Design Course.  https://www.electronicshub.org/binary-adder-and-subtractor/ -- Electronics Hub. https://www.electronicshub.org/priority-encoder/#Simple4-Input_Priority_Encoder VHDL  http://home.deib.polimi.it/sami/VHDL_merged.pdf -- VHDL Merged https://www.scribd.com/document/278006745/VHDL-merged-pdf -- VHDL Merged http://www.dejazzer.com/ee478/lecture_notes/lec08_packages.pdf -- VHDL Package and Other Construts.  https://www.youtube.com/watch?v=0Ho4rDswOeE&list=PL0pU5hg9yniZ2ka-XBXROXNR0pAEAEFCB --Intel FPGA Official Youtube Link(Verilog,VHDL,Timing,Quartus Prime Software,Qsys Editor,Platform Deisgner etc).  https:
Read more

AMD Interview questions - Physical Design

-
(1st round -- 45 minutes)**  1) Introduce myself.  2) Operation of MOSFET.  3)Types of MOSFET.  4) What is the difference between BJT, MOSFET and CMOS.  5) Why CMOS. 6) Why cmos for low power applications.  7) Basics questions on current equation of MOSFET.  8) basic questions on layers of MOSFET.  9) What is threshold voltage.  10) some questions on equation of threshold voltage.  11) PVT parameters.  12) what is the secondary effects.  13) Voltage divider rule.  14) series circuit operation.  15) parallel circuit operation.  16) oscillator operation.  17) universal gates.  18) Realization of XOR and XNOR using NAND and NOR gates.  19) Which has highest area NAND or NOR and Why.  \20) ASIC vs SOC. (2nd round --- 45 minutes )*   1) Introduce myself.  2) Complete PD flow.  3) inputs to the PD tool.  4) Some commands on Innovus tool.  5) what are the end cap cells why its used in placement.  6) what is congestion.  7) Disadvantages of Congestion.  8) How do you transfer clock signal from
Read more

Cerium systems fresher recruitment Interview Questions [1hr]

-
1) What is FPGA ? 2) What is difference between ASIC and FPGA ? 3) Can we replace FPGA with ASIC ? 4) What FPGA consists of actually ? 5) Tell the flow of FPGA like how we will implement a code on FPGA ? 6) What are Universal gates?  Implemented NOR gate using Nand gate? Is Mux Universal gate ? If yes implement And & Or gates using 2:1 mux ? 7) Basic diff between Latch & FF ? 8) Make a D latch using 2:1 Mux ? 9) Implement the ckt for 101 pattern detecting don't use the FSM but implement in sequential ? 10) Draw the CMOS gate for 2-input Nand & 2-input Nor gates ? 11) What are synthesizable and unsynthesizable constructs in Verilog? which one will be used when ? 12) Write verilog code for up-down counter? 14) Why Nand gate is preferable over Nor gate ? 15) Draw 3-bit Ring and Johnson Counter along with their States ?
Read more