VIT Campus Interview 2021 -II

-

Set- A
  1.  UVM pr jaarha tha mai bola nhi aata
  2. Task vs function
  3. Tell me about your
  4. Asic setup & hold time
  5. SV ka assertion
  6. Puzzle:
  7. There are three boxes, one contains only apples, one contains only oranges, and one contains both apples and oranges. The boxes have been incorrectly labeled such that no label identifies the actual contents of the box it labels. Opening just one box, and without looking in the box, you take out one piece of fruit. By  Fork join
  8. What is leakage and dynamic power
Set-B

(1)Current project
(2)Setup time 
(3)Hold time
(4)Latch
(5)Reg.
(6)What is your interest 
(7)Inversion layer (MOSFET)
(8)Proportion delay
(9)insertion delay
(10)Fanout 
(11)Coupling capacitor
(12)Dynamic power
(13)Leakage current
(14)Threshold voltage
(15)Cross talk
(16)Are know about CMOS circuit (logic gate) /Synthesis/ ASIC/LVS Extraction??

Set-C
  1. Steps of physical design
  2.  Techniquefor reducing leakage and dynamic power
  3. Need of testing
  4. Difference between analog and digital
  5. About project explain one full project
  6.  Difference berween embeded and gpp  Asic , Explain with real time application
  7. System verilog and verilog difference
Set -D

  1. Tell me about yourself
  2. Physical design
  3. STA
  4. Synthesis
  5. Tool flow synopsis
  6. Digital logic design
  7. Gates
  8. Buffer using nand gate 
  9. Buffer using xor
  10. Timing analysis
  11. Timing constraints
  12. How to write constraints file
  13. Setup time 
  14. Latch and ff
Set-E
  1.  what is synthesis
  2.  On what dynamic power depends
  3.  differnce in asic and fpga
  4. Introduce yourself 
  5. Explain any project
  6. What you like analog or digital?
  7. What will happen if we connect Q output to D input of flip flop?
  8. What is setup time?
  9. What will happen if it violates?
  10. Hardware if we multiply 16bit with 12?
Set-F
  1. Tell me about yourself
  2. Explain your project
  3. single electron transistor
  4. Xor gate low power
  5. Truth table of Xor
  6. How to impliment Xor at Buffer
  7. asic flow(Explain Describe all parts  specially Physical design)
  8. Latch flip flop
  9. STA
  10. setup time hold time
  11. Latchup
  12. Latchup Circuit 
  13. Tcl,perl,python ?? 
Set-G
  1. difference between always and initial block
  2.  what is differnce between function and task
  3.  what is setup and hold time
  4.  hw to remove setup and hold violations
  5. difference in mealy and moore state  machine
  6. what is sensitivity list
  7. difference in intra and inter delay assignment
  8. what is constraints in asic synthesis
  9.  what is difference in latch and flipflop
Set-H (PD role)
  1. Physical design flow in brief each step
  2. How you carried out physical synthesis in dc tool
  3. In prime time what u observed
  4. How you link your library to your design
  5. What is sdc file
  6. What is ur design contrents
  7. Setup hold hardware perspective
  8. Power optimization 
  9. Hvt lvt rvt device level discussion
  10. Formal verification explanation
  11. Corner analysis
  12. Clock tree synthesis related questions
  13. Dynamic variation in design
  14. Difference between flattened and structure netlist what is use of that
  15. Dynamic power optimization
  16. Various path in our design
  17. Switching activity file use
  18. Clock skew uncertainty
  19. Global local skew
  20. Powerplanning explanation

Comments

Post a Comment

Popular posts from this blog

Qualcomm Interview (DFT Role)- Fresher

-
There were in total 5 rounds (4 technical rounds + 1 HR round) First round: 1. What do I understand by DFT and the need for DFT? 2. What are scan flip flops? 3. What are the different simulation techniques for testing? What do you infer from transient delay simulation? 4. A circuit with several and-or gates was given, need to identify the input test vector for detecting a slow-to-rise fault at a particular net. 5. What is BIST?  5b. What are the different techniques used for compaction?  6. What is boundary-scan standard? (JTAG) 7. How do you rank various sorting algorithms? (insertion, bubble, etc) 8. What do you understand from hazards in a processor design? How did you overcome control hazards? 9. What happens in a deep pipelined system? (Performance related, flushing all stages of the pipeline when branch prediction fails. Increased latency). 10. Write a Verilog code for a RAM, let the address space be a parameter. 11. Are you familiar with writing scripts in- bash, PERL, ...
Read more

AMD Interview questions - Physical Design

-
(1st round -- 45 minutes)**  1) Introduce myself.  2) Operation of MOSFET.  3)Types of MOSFET.  4) What is the difference between BJT, MOSFET and CMOS.  5) Why CMOS. 6) Why cmos for low power applications.  7) Basics questions on current equation of MOSFET.  8) basic questions on layers of MOSFET.  9) What is threshold voltage.  10) some questions on equation of threshold voltage.  11) PVT parameters.  12) what is the secondary effects.  13) Voltage divider rule.  14) series circuit operation.  15) parallel circuit operation.  16) oscillator operation.  17) universal gates.  18) Realization of XOR and XNOR using NAND and NOR gates.  19) Which has highest area NAND or NOR and Why.  \20) ASIC vs SOC. (2nd round --- 45 minutes )*   1) Introduce myself.  2) Complete PD flow.  3) inputs to the PD tool.  4) Some commands on Innovus tool.  5) what are the end cap cells w...
Read more

Cerium systems fresher recruitment Interview Questions [1hr]

-
1) What is FPGA ? 2) What is difference between ASIC and FPGA ? 3) Can we replace FPGA with ASIC ? 4) What FPGA consists of actually ? 5) Tell the flow of FPGA like how we will implement a code on FPGA ? 6) What are Universal gates?  Implemented NOR gate using Nand gate? Is Mux Universal gate ? If yes implement And & Or gates using 2:1 mux ? 7) Basic diff between Latch & FF ? 8) Make a D latch using 2:1 Mux ? 9) Implement the ckt for 101 pattern detecting don't use the FSM but implement in sequential ? 10) Draw the CMOS gate for 2-input Nand & 2-input Nor gates ? 11) What are synthesizable and unsynthesizable constructs in Verilog? which one will be used when ? 12) Write verilog code for up-down counter? 14) Why Nand gate is preferable over Nor gate ? 15) Draw 3-bit Ring and Johnson Counter along with their States ?
Read more